aboutsummaryrefslogtreecommitdiff
path: root/hwdef-BLF_GT.h
diff options
context:
space:
mode:
authorSelene ToyKeeper2020-03-16 03:57:19 -0600
committerSelene ToyKeeper2020-03-16 03:57:19 -0600
commit15fe735df7edf31ac388c2ffd65020216e1a70aa (patch)
tree8f8b1668ccb555dc4825ccbd9f4ac0487401b5cf /hwdef-BLF_GT.h
parentadded FETless KR4 build target, calibrated other KR4 therm faster level better (diff)
parentmerged adc-rework branch, which rewrote all ADC code (voltage, temperature, a... (diff)
downloadanduril-15fe735df7edf31ac388c2ffd65020216e1a70aa.tar.gz
anduril-15fe735df7edf31ac388c2ffd65020216e1a70aa.tar.bz2
anduril-15fe735df7edf31ac388c2ffd65020216e1a70aa.zip
merged fsm branch (to get adc-rework branch with new thermal regulation)
Diffstat (limited to 'hwdef-BLF_GT.h')
-rw-r--r--hwdef-BLF_GT.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/hwdef-BLF_GT.h b/hwdef-BLF_GT.h
index 8ad99c7..99adc8f 100644
--- a/hwdef-BLF_GT.h
+++ b/hwdef-BLF_GT.h
@@ -42,7 +42,7 @@
// 1.1V reference, no left-adjust, ADC1/PB2
#define ADMUX_VOLTAGE_DIVIDER ((1 << V_REF) | VOLTAGE_CHANNEL)
#endif
-#define ADC_PRSCL 0x06 // clk/64
+#define ADC_PRSCL 0x07 // clk/128
// Raw ADC readings at 4.4V and 2.2V (in-between, we assume values form a straight line)
#ifndef ADC_44