avr8js - Unnamed repository; edit this file 'description' to name the repository.

	Commit message (Collapse)	Author	Age	Files	Lines
*	style: organize imports	Uri Shaked	2026-02-14	1	-2/+2
\| \| \| \|	Also remove unused eslint-disable directives
*	docs: add copyright notice to source code	Uri Shaked	2025-02-11	1	-1/+4
\|
*	test: migrate tests from jest to vitest	Uri Shaked	2025-02-11	1	-1/+2
\|
*	style(instruction.spec): add comments for missing instruction tests and ↵	Dudeplayz	2022-02-07	1	-33/+103
\| \| \| \|	reorder tests according to the AVR datasheet
*	test(instruction): add ADD, SUB and WDR unit tests	Dudeplayz	2022-02-07	1	-0/+54
\|
*	fix(cpu): incorrect address for RAMPZ / EIND	Uri Shaked	2020-09-30	1	-2/+2
\| \| \| \| \| \|	We used their I/O space address intead of their data space address. close #61
*	fix(instruction): EICALL is broken	Uri Shaked	2020-09-02	1	-0/+1
\| \| \| \|	close #59
*	test(instruction): extract constants	Uri Shaked	2020-06-04	1	-238/+274
\| \| \| \|	This makes the test code easier to follow
*	fix(instruction): LD, ST instructions should take 2 clock cycles	Uri Shaked	2020-04-28	1	-14/+14
\| \| \| \|	close #39
*	feat(instruction): 22-bit PC support #31	Uri Shaked	2020-04-09	1	-8/+73
\| \| \| \|	adapt CALL, ICALL, RCALL, RET, and RETI for MCUs with 22-bit PC
*	feat(instruction): implement EICALL, EIJMP #31	Uri Shaked	2020-04-09	1	-0/+23
\|
*	feat(instruction): implement ELPM #31	Uri Shaked	2020-04-08	1	-0/+50
\|
*	test(instruction): use assembly in tests	Uri Shaked	2020-04-02	1	-89/+91
\| \| \| \| \| \| \| \| \| \| \| \|	Refactored the tests to use AVR assembly instead of hardcoded bytecode. This change should make the tests much easier to read and maintain. Before: loadProgram('659a'); Now: loadProgram('SBI 0x0c, 5');
*	refactor: added peripherals and cpu feature folders	lironh	2020-03-22	1	-0/+837