| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | feat: more instructions | Uri Shaked | 2019-11-20 | 1 | -1/+62 |
| | | | | | | implement ADC, ADD, ADIW, AND, ANDI, ASR, BCLR, BLD, BRBC, BRBS, test some of them | ||||
| * | feat: CALL, INC, RET, RETI, ROR instructions | Uri Shaked | 2019-11-19 | 1 | -9/+70 |
| | | |||||
| * | feat: LDY/LDZ/LDDY/LDDZ instructions + tests | Uri Shaked | 2019-11-19 | 1 | -7/+95 |
| | | |||||
| * | feat: STY/STZ/STDY/STDZ instructions + tests | Uri Shaked | 2019-11-19 | 1 | -2/+90 |
| | | |||||
| * | feat: implement LDX instructions | Uri Shaked | 2019-11-19 | 1 | -2/+35 |
| | | |||||
| * | test: sort instructions by name | Uri Shaked | 2019-11-19 | 1 | -19/+19 |
| | | |||||
| * | feat: implement STX | Uri Shaked | 2019-11-19 | 1 | -2/+24 |
| | | |||||
| * | feat: implement some AVR instructions + tests | Uri Shaked | 2019-11-19 | 1 | -0/+78 |
