aboutsummaryrefslogtreecommitdiff
path: root/src/peripherals (unfollow)
Commit message (Expand)AuthorFilesLines
2020-08-22style(spi): remove redundant eslint commentsUri Shaked1-2/+0
2020-08-22feat(spi): implement SPI master #33Uri Shaked2-0/+351
2020-08-22test(eeprom): remove useless lineUri Shaked1-1/+0
2020-08-01fix(timer): keeps counting even when stopped #41Uri Shaked2-36/+51
2020-08-01test(timer): use TestProgramRunnerUri Shaked2-134/+127
2020-07-16fix(eeprom): EEPROM write fails after first attemptUri Shaked2-1/+33
2020-07-16feat(eeprom): implement EEPROM peripheralUri Shaked3-41/+369
2020-07-16test(timer): remove stray console.logUri Shaked1-1/+0
2020-07-16test(twi): extract constantsUri Shaked1-31/+46
2020-07-09fix(usart): bitsPerChar looking at the wrong registerUri Shaked2-7/+10
2020-07-09fix(usart): TXC interrupt triggered incorrectlyUri Shaked2-4/+18
2020-07-09test(usart): extract constantsUri Shaked1-49/+68
2020-05-30test(timer): extract constantsUri Shaked1-133/+185
2020-05-29fix(gpio): port state not updated on DDR writeUri Shaked2-0/+15
2020-05-25perf(timer): improve tick() performanceUri Shaked1-3/+4
2020-05-25feat(timer): Compare Match Output (#45)Uri Shaked3-57/+338
2020-05-10feat(gpio): add setPin() functionUri Shaked2-0/+43
2020-05-04fix(timer): stop Timer 2 when all CS bits are 0Uri Shaked1-1/+1
2020-04-29fix(timer): Reading TCNT in 2-cycle instructionsUri Shaked2-4/+23
2020-04-28fix(timer): incorrect high counter byte behaviorUri Shaked2-46/+89
2020-04-27style: reformat code with prettier 2.xUri Shaked6-27/+27
2020-04-27fix(timer): Timer value should not increment on the same cycle as TCNTn writeUri Shaked2-2/+48
2020-04-12test(timer): add more 16-bit timer testsUri Shaked2-13/+56
2020-04-12feat(timer): implement 16-bit timersUri Shaked2-24/+148
2020-04-02fix: GPIO port listeners not invoked when writing to DDR registersUri Shaked2-3/+17
2020-03-22refactor: added peripherals and cpu feature folderslironh8-0/+1566
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-31 22:32:10 +0000