aboutsummaryrefslogtreecommitdiff
path: root/src/peripherals (follow)
Commit message (Expand)AuthorAgeFilesLines
* docs: add copyright notice to source codeUri Shaked2025-02-1118-0/+55
* test(timer): fix typo #160Uri Shaked2025-02-111-1/+1
* chore(deps): upgrade prettierUri Shaked2025-02-119-10/+35
* test: migrate tests from jest to vitestUri Shaked2025-02-119-50/+59
* chore(deps): upgrade typescript, jest, eslintUri Shaked2023-01-051-1/+1
* chore: update copyright yearsUri Shaked2023-01-051-1/+1
* fix(gpio): INT0 broken on ATtiny85Uri Shaked2023-01-051-18/+21
* feat(usi): ATtiny85 USI implementationUri Shaked2022-05-172-2/+129
* fix(timer): Phase Correct mode overruns #119Uri Shaked2022-03-222-2/+67
* fix(timer): OCRH masking #117Uri Shaked2022-02-212-3/+29
* test(watchdog): more robust testsUri Shaked2022-02-071-0/+2
* fix(twi): fails on repeated start conditionUri Shaked2021-12-131-1/+12
* feat(spi): add `onByte` callbackUri Shaked2021-10-302-19/+44
* fix(timer): setting TCNT doesn't update OCRA #111Uri Shaked2021-10-292-0/+44
* fix(eeprom): EEPROM interrupt not firing #110Uri Shaked2021-10-242-3/+32
* fix(spi): setting SPIE doesn't fire pending interruptUri Shaked2021-10-222-0/+25
* feat(timer): Force Output Compare (FOC) bitsUri Shaked2021-10-072-5/+98
* feat(timer): 3rd output compare (OCRnC) #96Uri Shaked2021-09-142-13/+170
* feat(adc): ADC peripheral #13Uri Shaked2021-09-102-0/+395
* feat(watchdog): implement watchdog timer #106Uri Shaked2021-09-102-0/+344
* fix(gpio): CBI/SBI handling in writes to PIN register #103Uri Shaked2021-09-072-2/+42
* feat(timer): external timer support #97Uri Shaked2021-08-154-93/+170
* chore(deps): prettier 2.3.2Uri Shaked2021-08-151-16/+2
* fix(gpio): timer outputs not reflected in PIN register #102Uri Shaked2021-08-132-8/+22
* fix(gpio): PWM may leaves pins in high stateUri Shaked2021-08-091-0/+1
* style(spi): remove redundant whitespace from commentsUri Shaked2021-08-071-2/+2
* feat(usart): add `immediate` parameter to writeByte()Uri Shaked2021-07-171-8/+12
* fix(usart): tx / rx complete timingUri Shaked2021-07-161-1/+1
* feat(usart): add configuration change eventUri Shaked2021-07-152-3/+95
* fix(timer): only set ICR hook for 16-bit timersUri Shaked2021-07-071-3/+3
* feat(gpio): external interrupt/PCINT support (#82)Uri Shaked2021-07-072-18/+450
* fix(timer): Timer1 PWM issues #94Uri Shaked2021-06-192-2/+24
* fix(twi): broken repeated start #91Uri Shaked2021-04-152-1/+26
* feat(usart): implement RX #11Uri Shaked2021-02-193-6/+97
* fix: typo in parameter nameUri Shaked2021-01-023-6/+6
* fix(timer): delay() is inaccurate #81Uri Shaked2020-12-292-21/+26
* fix(timer): Output Compare in PWM modes #78Uri Shaked2020-12-273-59/+325
* fix(timer): Overflow interrupt fires twice #80Uri Shaked2020-12-262-7/+45
* fix(timer): Output Compare sometimes misses Compare Match #79Uri Shaked2020-12-252-6/+45
* fix(timer): Output Compare issue #74Uri Shaked2020-12-212-10/+28
* fix(timer): TOV flag does not update correctly #75Uri Shaked2020-12-202-20/+56
* fix(timer): OCR values should be buffered #76Uri Shaked2020-12-202-11/+125
* fix(timer): Incorrect count when stopping a timerUri Shaked2020-12-122-18/+41
* perf!: centeral timekeepingUri Shaked2020-12-0910-211/+173
* refactor: central interrupt handling #38Uri Shaked2020-12-0910-89/+208
* fix(usart): respect the given baud rate #16Uri Shaked2020-11-272-54/+150
* feat(clock): Clock Prescale (CLKPR) support #68Uri Shaked2020-11-252-0/+184
* feat: Support for simulating ATtinyx5 (e.g. ATtiny85) timers #64Uri Shaked2020-11-142-12/+60
* fix: AVRTimerConfig interface not exported #65Uri Shaked2020-11-141-1/+1
* test(gpio): extract constantsUri Shaked2020-10-071-26/+30