| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | fix(timer): incorrect high counter byte behavior | Uri Shaked | 2020-04-28 | 2 | -46/+89 |
| | | | | | | | According to the datasheet, the value of the high byte of the counter for 16-bit timers (such as timer 1) is only updated when the low byte is being read/written. close #37 | ||||
| * | style: reformat code with prettier 2.x | Uri Shaked | 2020-04-27 | 6 | -27/+27 |
| | | | | | prettier rules have changed since we upgraded to 2.x | ||||
| * | fix(timer): Timer value should not increment on the same cycle as TCNTn write | Uri Shaked | 2020-04-27 | 2 | -2/+48 |
| | | | | | close #36 | ||||
| * | test(timer): add more 16-bit timer tests | Uri Shaked | 2020-04-12 | 2 | -13/+56 |
| | | | | | also fix some issues found by @gfeun and the tests | ||||
| * | feat(timer): implement 16-bit timers | Uri Shaked | 2020-04-12 | 2 | -24/+148 |
| | | | | | e.g. Timer/Counter1 on ATmega328 | ||||
| * | fix: GPIO port listeners not invoked when writing to DDR registers | Uri Shaked | 2020-04-02 | 2 | -3/+17 |
| | | | | | close #28 | ||||
| * | refactor: added peripherals and cpu feature folders | lironh | 2020-03-22 | 8 | -0/+1566 |
