aboutsummaryrefslogtreecommitdiff
path: root/src (unfollow)
Commit message (Expand)AuthorFilesLines
2020-10-07test(gpio): extract constantsUri Shaked1-26/+30
2020-10-07fix(gpio): Changing pinMode from `INPUT` to `INPUT_PULLUP` doesn't trigger li...Uri Shaked2-4/+13
2020-09-30fix(cpu): incorrect address for RAMPZ / EINDUri Shaked2-8/+8
2020-09-02perf(timer): speed up interrupt handlingUri Shaked1-1/+4
2020-09-02perf(timer): improve timer speedUri Shaked2-11/+17
2020-09-02fix(interrupt): broken on ATmega2560Uri Shaked2-1/+23
2020-09-02fix(instruction): EICALL is brokenUri Shaked2-1/+3
2020-08-22style(spi): remove redundant eslint commentsUri Shaked1-2/+0
2020-08-22feat(spi): implement SPI master #33Uri Shaked4-1/+368
2020-08-22test(eeprom): remove useless lineUri Shaked1-1/+0
2020-08-01fix(timer): keeps counting even when stopped #41Uri Shaked2-36/+51
2020-08-01test(timer): use TestProgramRunnerUri Shaked3-135/+128
2020-07-16fix(eeprom): EEPROM write fails after first attemptUri Shaked2-1/+33
2020-07-16feat(eeprom): implement EEPROM peripheralUri Shaked6-42/+408
2020-07-16test(timer): remove stray console.logUri Shaked1-1/+0
2020-07-16test(twi): extract constantsUri Shaked1-31/+46
2020-07-09fix(usart): bitsPerChar looking at the wrong registerUri Shaked2-7/+10
2020-07-09fix(usart): TXC interrupt triggered incorrectlyUri Shaked2-4/+18
2020-07-09test(usart): extract constantsUri Shaked1-49/+68
2020-06-04test(instruction): extract constantsUri Shaked1-238/+274
2020-05-30test(timer): extract constantsUri Shaked1-133/+185
2020-05-29fix(gpio): port state not updated on DDR writeUri Shaked2-0/+15
2020-05-25perf(timer): improve tick() performanceUri Shaked1-3/+4
2020-05-25feat(timer): Compare Match Output (#45)Uri Shaked4-57/+342
2020-05-10feat(gpio): add setPin() functionUri Shaked2-0/+43
2020-05-04fix(timer): stop Timer 2 when all CS bits are 0Uri Shaked1-1/+1
2020-04-29fix(timer): Reading TCNT in 2-cycle instructionsUri Shaked3-16/+35
2020-04-28fix(timer): incorrect high counter byte behaviorUri Shaked3-46/+97
2020-04-28fix(instruction): LD, ST instructions should take 2 clock cyclesUri Shaked2-20/+33
2020-04-27style: reformat code with prettier 2.xUri Shaked9-34/+34
2020-04-27fix(timer): Timer value should not increment on the same cycle as TCNTn writeUri Shaked2-2/+48
2020-04-12test(timer): add more 16-bit timer testsUri Shaked2-13/+56
2020-04-12feat(timer): implement 16-bit timersUri Shaked2-24/+148
2020-04-09feat(instruction): 22-bit PC support #31Uri Shaked4-20/+120
2020-04-09feat(instruction): implement EICALL, EIJMP #31Uri Shaked2-0/+38
2020-04-08feat(instruction): implement ELPM #31Uri Shaked2-0/+71
2020-04-02fix: GPIO port listeners not invoked when writing to DDR registersUri Shaked2-3/+17
2020-04-02test(instruction): use assembly in testsUri Shaked1-89/+91
2020-03-22refactor: added peripherals and cpu feature folderslironh15-25/+25
2020-03-18style(cpu): relocate some stray commentsUri Shaked1-4/+4
2020-03-18Move first comment inside functiongfeun1-1/+1
2020-03-18Optimize opcode checkgfeun1-372/+186
2020-02-03feat(twi): proper interrupt support #10Uri Shaked2-5/+20
2020-02-03test(twi): add master TWI receive test #10Uri Shaked1-1/+175
2020-02-03test(twi): refactor assembly code to be shorterUri Shaked1-16/+11
2020-01-31test(twi): assembly code to test master transmit #10Uri Shaked2-3/+199
2020-01-31fix(assembler): BRBC/BRBS forward labels failUri Shaked2-2/+10
2020-01-30test(instruction): fix incorrect opcode in testsUri Shaked1-1/+1
2020-01-30test(assembler): add unit testsUri Shaked2-52/+379
2020-01-30feat: add a simple AVR assembler for use in testsUri Shaked2-0/+983
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-31 21:59:46 +0000