aboutsummaryrefslogtreecommitdiff
path: root/hwdef-Emisar_D4Sv2-tintramp.h
diff options
context:
space:
mode:
authorSelene ToyKeeper2022-04-14 21:32:08 -0600
committerSelene ToyKeeper2022-04-14 21:32:08 -0600
commit30a503f84b80cef1a46ecbd33bfd4afd16e08e39 (patch)
tree760140f35e4377f9eecc0c740f9e78afe6dbf0b1 /hwdef-Emisar_D4Sv2-tintramp.h
parentsp10-pro: hard reset phase while turning off, fixes shutoff bug without a delay (diff)
downloadanduril-30a503f84b80cef1a46ecbd33bfd4afd16e08e39.tar.gz
anduril-30a503f84b80cef1a46ecbd33bfd4afd16e08e39.tar.bz2
anduril-30a503f84b80cef1a46ecbd33bfd4afd16e08e39.zip
applied new phase-hack flags to other builds where relevant
Diffstat (limited to 'hwdef-Emisar_D4Sv2-tintramp.h')
-rw-r--r--hwdef-Emisar_D4Sv2-tintramp.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/hwdef-Emisar_D4Sv2-tintramp.h b/hwdef-Emisar_D4Sv2-tintramp.h
index 90545f4..0f4a77a 100644
--- a/hwdef-Emisar_D4Sv2-tintramp.h
+++ b/hwdef-Emisar_D4Sv2-tintramp.h
@@ -65,6 +65,9 @@ uint16_t PWM1_LVL;
#define PWM1_PIN PB3 // pin 16, Opamp reference
#define TINT1_LVL OCR1A // OCR1A is the output compare register for PB3
#define PWM1_CNT TCNT1 // for dynamic PWM, reset phase
+#define PWM1_PHASE_RESET_OFF // force reset while shutting off
+#define PWM1_PHASE_RESET_ON // force reset while turning on
+#define PWM1_PHASE_SYNC // manual sync while changing level
// gah, this driver is weird...
// two linear channels are treated as one,