blob: 460082fddf459b90a80cb914fb88b3388c52caf1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
// thefreeman boost driver 2.1 output helper functions
// Copyright (C) 2023 Selene ToyKeeper
// SPDX-License-Identifier: GPL-3.0-or-later
#pragma once
#include "fsm/chan-rgbaux.c"
void set_level_zero();
void set_level_main(uint8_t level);
bool gradual_tick_main(uint8_t gt);
Channel channels[] = {
{ // main LEDs
.set_level = set_level_main,
.gradual_tick = gradual_tick_main
},
RGB_AUX_CHANNELS
};
void set_level_zero() {
DAC_LVL = 0; // DAC off
DAC_VREF = V10; // low Vref
HDR_ENABLE_PORT &= ~(1 << HDR_ENABLE_PIN); // HDR off
// prevent post-off flash
IN_NFET_ENABLE_PORT |= (1 << IN_NFET_ENABLE_PIN);
delay_4ms(IN_NFET_DELAY_TIME/4);
IN_NFET_ENABLE_PORT &= ~(1 << IN_NFET_ENABLE_PIN);
#ifdef USE_BST_BYPASS
// turn off bypass
BST_BYPASS_PORT |= (1 << BST_BYPASS_PIN);
#endif
// turn off boost last
BST_ENABLE_PORT &= ~(1 << BST_ENABLE_PIN); // BST off
}
// single set of LEDs with 1 regulated power channel
// and low/high HDR plus low/high Vref as different "gears"
void set_level_main(uint8_t level) {
uint8_t noflash = 0;
// when turning on from off, use IN_NFET to prevent a flash
if ((! actual_level) && (level < HDR_ENABLE_LEVEL_MIN)) {
noflash = 1;
IN_NFET_ENABLE_PORT |= (1 << IN_NFET_ENABLE_PIN);
}
// BST on first, to give it a few extra microseconds to spin up
BST_ENABLE_PORT |= (1 << BST_ENABLE_PIN);
#ifdef USE_BST_BYPASS
// turn on bypass in li-ion mode
if (voltage > DUAL_VOLTAGE_FLOOR)
BST_BYPASS_PORT &= ~(1 << BST_BYPASS_PIN); // low = bypass
else // turn off bypass in AA/NiMH mode
BST_BYPASS_PORT |= (1 << BST_BYPASS_PIN); // high = boost
#endif
// pre-load ramp data so it can be assigned faster later
// DAC level register is left-aligned
PWM1_DATATYPE dac_lvl = PWM1_GET(level) << 6;
PWM2_DATATYPE dac_vref = PWM2_GET(level);
// enable HDR on top half of ramp
if (level >= (HDR_ENABLE_LEVEL_MIN-1))
HDR_ENABLE_PORT |= (1 << HDR_ENABLE_PIN);
else
HDR_ENABLE_PORT &= ~(1 << HDR_ENABLE_PIN);
// set these in successive clock cycles to avoid getting out of sync
// (minimizes ramp bumps when changing gears)
DAC_LVL = dac_lvl;
DAC_VREF = dac_vref;
if (noflash) {
// wait for flash prevention to finish
delay_4ms(IN_NFET_DELAY_TIME/4);
IN_NFET_ENABLE_PORT &= ~(1 << IN_NFET_ENABLE_PIN);
}
}
bool gradual_tick_main(uint8_t gt) {
// if HDR and Vref "engine gear" is the same, do a small adjustment...
// otherwise, simply jump to the next ramp level
// and let set_level() handle any gear changes
// different gear = full adjustment
PWM2_DATATYPE vref_next = PWM2_GET(gt);
if (vref_next != DAC_VREF) return true; // let parent set_level() for us
// same gear = small adjustment
PWM1_DATATYPE dac_now = DAC_LVL >> 6; // register is left-aligned
PWM1_DATATYPE dac_next = PWM1_GET(gt);
// adjust multiple times based on how far until the next level
// (so it adjusts faster/coarser for big steps)
int16_t diff = (dac_next - dac_now);
if (diff < 0) diff = -diff;
// ~70 max DAC levels per ramp step, 1 + (70 >> 3) = max 10
uint8_t steps;
steps = 1 + (diff >> 3);
for (uint8_t i=0; i<=steps; i++)
GRADUAL_ADJUST_SIMPLE(dac_next, dac_now);
DAC_LVL = dac_now << 6;
if (dac_next == dac_now) return true; // done
return false; // not done yet
}
uint8_t voltage_raw2cooked(uint16_t measurement) {
// In : 65535 * BATTLVL / 1.024V
// Out: uint8_t: Vbat * 40
// BATTLVL = Vbat * (100.0/(330+100)) = Vbat / 4.3
// So, Out = In * 4.3 / 1600
// (plus a bit of fudging to fix the slope and offset,
// based on measuring actual hardware)
uint8_t result = (uint32_t)(measurement + (65535 * 4 / 1024))
* 43 / 16128;
return result;
}
|
