aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/instruction.ts (follow)
Commit message (Expand)AuthorAgeFilesLines
* style: organize importsUri Shaked2026-02-141-1/+1
* docs: add copyright notice to source codeUri Shaked2025-02-111-0/+3
* chore(deps): upgrade prettierUri Shaked2025-02-111-4/+4
* refactor: remove the ICPU interfaceUri Shaked2021-09-101-2/+2
* feat(watchdog): implement watchdog timer #106Uri Shaked2021-09-101-1/+1
* fix(gpio): CBI/SBI handling in writes to PIN register #103Uri Shaked2021-09-071-2/+4
* fix(cpu): incorrect address for RAMPZ / EINDUri Shaked2020-09-301-6/+6
* fix(instruction): EICALL is brokenUri Shaked2020-09-021-1/+2
* fix(timer): Reading TCNT in 2-cycle instructionsUri Shaked2020-04-291-12/+12
* fix(instruction): LD, ST instructions should take 2 clock cyclesUri Shaked2020-04-281-6/+19
* feat(instruction): 22-bit PC support #31Uri Shaked2020-04-091-10/+30
* feat(instruction): implement EICALL, EIJMP #31Uri Shaked2020-04-091-0/+15
* feat(instruction): implement ELPM #31Uri Shaked2020-04-081-0/+21
* refactor: added peripherals and cpu feature folderslironh2020-03-221-0/+726
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-31 08:38:54 +0000