aboutsummaryrefslogtreecommitdiff
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
* fix(cpu): don't clear RAM on reset #107Uri Shaked2022-04-301-1/+0
* fix(timer): Phase Correct mode overruns #119Uri Shaked2022-03-222-2/+67
* fix(timer): OCRH masking #117Uri Shaked2022-02-212-3/+29
* style(instruction.spec): add comments for missing instruction tests and reord...Dudeplayz2022-02-071-33/+103
* test(instruction): add ADD, SUB and WDR unit testsDudeplayz2022-02-071-0/+54
* test(watchdog): more robust testsUri Shaked2022-02-071-0/+2
* perf(cpu): speed up interruptsUri Shaked2022-01-201-11/+28
* fix(twi): fails on repeated start conditionUri Shaked2021-12-131-1/+12
* feat(spi): add `onByte` callbackUri Shaked2021-10-302-19/+44
* fix(timer): setting TCNT doesn't update OCRA #111Uri Shaked2021-10-292-0/+44
* fix(eeprom): EEPROM interrupt not firing #110Uri Shaked2021-10-243-5/+35
* fix(spi): setting SPIE doesn't fire pending interruptUri Shaked2021-10-222-0/+25
* feat(timer): Force Output Compare (FOC) bitsUri Shaked2021-10-072-5/+98
* feat(timer): 3rd output compare (OCRnC) #96Uri Shaked2021-09-142-13/+170
* refactor: remove the ICPU interfaceUri Shaked2021-09-104-34/+19
* feat(adc): ADC peripheral #13Uri Shaked2021-09-103-0/+405
* feat(watchdog): implement watchdog timer #106Uri Shaked2021-09-105-1/+357
* fix(gpio): CBI/SBI handling in writes to PIN register #103Uri Shaked2021-09-074-8/+50
* feat(timer): external timer support #97Uri Shaked2021-08-155-95/+171
* chore(deps): prettier 2.3.2Uri Shaked2021-08-151-16/+2
* fix(gpio): timer outputs not reflected in PIN register #102Uri Shaked2021-08-132-8/+22
* fix(gpio): PWM may leaves pins in high stateUri Shaked2021-08-091-0/+1
* style(spi): remove redundant whitespace from commentsUri Shaked2021-08-071-2/+2
* feat(usart): add `immediate` parameter to writeByte()Uri Shaked2021-07-171-8/+12
* fix(usart): tx / rx complete timingUri Shaked2021-07-161-1/+1
* feat(usart): add configuration change eventUri Shaked2021-07-152-3/+95
* fix(timer): only set ICR hook for 16-bit timersUri Shaked2021-07-071-3/+3
* feat(gpio): external interrupt/PCINT support (#82)Uri Shaked2021-07-074-18/+459
* perf(cpu): speed up event systemUri Shaked2021-06-201-25/+47
* fix(timer): Timer1 PWM issues #94Uri Shaked2021-06-192-2/+24
* fix(twi): broken repeated start #91Uri Shaked2021-04-152-1/+26
* feat(usart): implement RX #11Uri Shaked2021-02-194-7/+99
* fix: typo in parameter nameUri Shaked2021-01-023-6/+6
* fix(timer): delay() is inaccurate #81Uri Shaked2020-12-292-21/+26
* fix(timer): Output Compare in PWM modes #78Uri Shaked2020-12-276-67/+353
* fix(timer): Overflow interrupt fires twice #80Uri Shaked2020-12-262-7/+45
* fix(timer): Output Compare sometimes misses Compare Match #79Uri Shaked2020-12-252-6/+45
* fix(timer): Output Compare issue #74Uri Shaked2020-12-212-10/+28
* fix(timer): TOV flag does not update correctly #75Uri Shaked2020-12-202-20/+56
* fix(timer): OCR values should be buffered #76Uri Shaked2020-12-202-11/+125
* perf(cpu): speed up event systemUri Shaked2020-12-122-18/+59
* test(cpu): fix implicit any errorUri Shaked2020-12-121-3/+5
* fix(cpu): event system issueUri Shaked2020-12-122-2/+63
* fix(timer): Incorrect count when stopping a timerUri Shaked2020-12-122-18/+41
* perf!: centeral timekeepingUri Shaked2020-12-0912-221/+222
* refactor: central interrupt handling #38Uri Shaked2020-12-0912-92/+285
* test(cpu): improve test nameUri Shaked2020-12-091-1/+1
* fix(usart): respect the given baud rate #16Uri Shaked2020-11-272-54/+150
* feat(clock): Clock Prescale (CLKPR) support #68Uri Shaked2020-11-253-0/+185
* feat: Support for simulating ATtinyx5 (e.g. ATtiny85) timers #64Uri Shaked2020-11-142-12/+60